A Flashlight Schematic

Well, I took the broken flashlight to work. I have colleagues there who are genius electrical engineers and one in particular, Sam, had a fun time with this challenge. I explained to him the situation and handed him the circuit board. He peered closely at the board, rotating it round and round as he traced all the connections. As he did so he made notes on my whiteboard and after a few minutes he had deciphered the full schematic of the circuit and it's intended operation.

We then hooked up a bench power supply and took some measurements (with a much nicer multimeter than I have at home). We measured 2.45 mA of current flowing when 6V is connected and the lights are off. At 220 mA hours of battery life:

220/2.45 = 89.79 hours

89.79 hours / 24 hours/day = 3.74 days

Which totally correlates with my experimental data. Here's the schematic for your viewing pleasure (click to make it bigger):

You can see some measurements we took and a curve for the diodes. Yes, it drew a lot more current from the bench supply than it did from batteries. We started with those diode equations but didn't end up going anywhere with them. Sam thought maybe the transistors weren't turning all the way off so he soldered resistors between the gate and drain (or was that the source...it's been a while since I've had to know that) to pull the gate voltage up higher and force it into cut-off, but that didn't help. Then we just measured voltage across R1 (going into the chip U1) and calculated the current through it and it turned out to be 2.45 mA. We probably should have done that first, but oh well. It was fun even if we couldn't fix it right there.

I've been thinking about going to radio shack and looking for another small switch to use. You see, I don't really need three modes. On and off would be fine, so I could just put a new switch in series with the batteries, cut the trace to the chip, and bypass the transistors, just making it a simple battery, switch, resistor, LED circuit. That would be nice and simple and just as effective.

Comments

Post a Comment

Popular posts from this blog

SystemVerilog Fork Disable "Gotchas"

This is a long post with a lot of SystemVerilog code. The purpose of this entry is to hopefully save you from beating your head against the wall trying to figure out some of the subtleties of SystemVerilog processes (basically, threads). Subtleties like these are commonly referred to in the industry as "Gotchas" which makes them sound so playful and fun, but they really aren't either. I encourage you to run these examples with your simulator (if you have access to one) so that a) you can see the results first hand and better internalize what's going on, and b) you can tell me in the comments if this code works fine for you and I'll know I should go complain to my simulator vendor. OK, I'll start with a warm-up that everyone who writes any Verilog or SystemVerilog at all should be aware of, tasks are static by default. If you do this: module top; task do_stuff ( int wait_time); #wait_time $display ( "waited %0d, then did stuff" , wa...
Read more

'git revert' Is Not Equivalent To 'svn revert'

I just learned that if you have some changes in your working tree that you want to get rid of, you don't type 'git revert' like you might guess. No, that's what cvs, subversion, mercurial, and bazaar (to name a few) use revert to mean, but not git. With git, revert is used to undo actual commits. Thankfully, you can undo your revert with another 'git revert', I just learned. So let me repeat to be clear, if you have changes to your working files that you want to abandon, DO NOT do this: git revert HEAD That will undo your last commit. Do this instead: git reset --hard HEAD I'm glad I have that straightened out now. I'm wondering if /etc was really a good place for me to start out playing with git. UPDATE: Nearly two years later and I'm still getting comments on this. I'm glad I've been able to help people out this way. The discussion in the comments is good, and one thing I'd like to point out is that I now always use...
Read more

SystemVerilog Streaming Operator: Knowing Right from Left

SystemVerilog has this cool feature that is very handy for converting one type of collection of bits into another type of collection of bits.  It's the streaming operator.  Or the streaming concatenation operator.  Or maybe it's the concatenation of streaming expressions (it's also called pack/unpack parenthetically).  Whatever you want to call it, it's nice.  If you have an array of bytes and you want to turn it into an int, or an array of ints that you want to turn into an array of bytes, or if you have a class instance that you want to turn into a stream of bits, then streaming is amazing.  What used to require a mess of nested for-loops can now be done with a concise single line of code. As nice as it is, getting the hang of the streaming operator is tough.  The SystemVerilog 1800-2012 LRM isn't totally clear (at least to me) on the details of how they work.  The statement from the LRM that really got me was this, "The stream_operator <...
Read more